每日轻资讯Daily Notes

从可调超表面、硅光子扩产到晶圆级测试:今天三个量产接口信号。From tunable metasurfaces and silicon-photonics expansion to wafer-level test.

今天的三条信息都在提醒同一件事:微纳器件不再只看单个结构能否做出来,还要看材料调控、300mm 制造、封装和测试能否被放进同一个可交付流程里。Today's three signals point to one practical issue: micro-nano devices are no longer judged only by whether a structure can be fabricated. Material tuning, 300mm manufacturing, packaging and test have to fit into one deliverable flow.

01

2D 半导体让 resonant metasurface 具备电调空间。2D semiconductors give resonant metasurfaces an electrical tuning path.

Light: Science & Applications 7 月 10 日发表的论文把单层或少层 TMD 与高折射率介质 nanoresonator 组成的 resonant metasurface 结合,展示了电压调节反射率和偏振相关行为。对超表面、片上调制和神经形态光子项目来说,重点不是简单换一种材料,而是把二维材料转移、介质纳米结构、栅控/接触设计和光学读出同时纳入工艺窗口。A July 10 paper in Light: Science & Applications combines monolayer or few-layer TMDs with high-index dielectric nanoresonator metasurfaces, demonstrating voltage-tuned reflectance and polarization-dependent behavior. For metasurface, on-chip modulation and neuromorphic-photonics projects, this is not just a material swap. 2D-material transfer, dielectric nanostructures, gating/contact design and optical readout all become part of the process window.

02

Tower 在日本扩 300mm 硅光子和先进光封装能力。Tower is expanding 300mm silicon photonics and advanced optical packaging in Japan.

Tower Semiconductor 7 月 14 日宣布,在日本政府支持下推进双轨扩产:一条路径把 Arai 旧 Fab 6 改造为 300mm Silicon Photonics 和先进封装能力,目标 2027 年第四季度达到生产就绪;另一条路径计划在 Uozu Fab 7 附近建设新的 300mm 制造设施。这个信号说明硅光子正从演示样片继续往规模制造、光封装和本地供应链协同推进。Tower Semiconductor announced on July 14 a dual-track expansion in Japan with government support: one track repurposes the Arai former Fab 6 for 300mm silicon photonics and advanced packaging, with production readiness targeted for Q4 2027; another track plans a new 300mm facility near Uozu Fab 7. The signal is clear: silicon photonics is moving from demonstrations toward volume manufacturing, optical packaging and local supply-chain coordination.

03

硅光子量产开始把 burn-in 前移到晶圆级。Silicon-photonics production is pulling burn-in forward to wafer level.

Aehr Test Systems 7 月 9 日宣布获得硅光子客户的后续生产订单,用于全自动 FOX-XP 晶圆级 burn-in 系统,支持 300mm 晶圆并行测试和自动对准。无论具体客户是谁,这条信息都很实用:光子器件进入 AI 光互连和光 I/O 应用时,可靠性筛选不再只是封装后的实验室测试,而会前移到晶圆级接触、热/电应力和批量数据管理。Aehr Test Systems announced on July 9 a follow-on production order from a silicon-photonics customer for an automated FOX-XP wafer-level burn-in system, supporting parallel 300mm wafer testing and automated alignment. Regardless of the customer name, the practical message is useful: as photonic devices enter AI optical interconnect and optical I/O applications, reliability screening moves from post-package lab checks toward wafer-level contact, thermal/electrical stress and batch data management.

一个行业观察Industry Note

光子器件的工艺问题正在从“能不能做”变成“能不能测、封、复现”。Photonics process questions are shifting from fabrication to test, package and repeatability.

可调超表面强调材料与结构耦合,Tower 扩产强调 300mm 平台和先进光封装,Aehr 订单强调晶圆级可靠性测试。三者放在一起看,项目早期就需要写清楚版图层次、接触方式、热预算、光学耦合、封装姿态和测试判据。否则样片“做出来”之后,常常会卡在测不到、封不了或下一批复现不了。Tunable metasurfaces emphasize material-structure coupling; Tower's expansion emphasizes 300mm platforms and advanced optical packaging; Aehr's order emphasizes wafer-level reliability test. Taken together, early projects need clear layer definitions, contact schemes, thermal budgets, optical coupling, package orientation and test criteria. Otherwise a sample may be fabricated yet still fail at measurement, packaging or repeatability.

项目准备提醒Project Prep

做光子或超表面样品时,先补一张“测试与封装草图”。For photonics or metasurface samples, add a test-and-package sketch first.

建议在需求文件里补充:入射/出射光路、偏振和工作波段、是否需要栅压或加热、金属 pad 尺寸和探针间距、样品切割尺寸、边缘耦合或垂直耦合方式、封装后是否还能接触电极、允许的最高温度和清洗限制、需要统计多少颗器件。这样微纳Hub 更容易把版图审查、工艺试片、封装夹具和测试路径一起拆开评估。Add these items to the request file: input/output optical path, polarization and wavelength range, whether gate voltage or heating is needed, metal-pad size and probe pitch, die size after dicing, edge or vertical coupling method, electrode access after packaging, maximum temperature and cleaning limits, and how many devices need statistics. This helps 微纳Hub evaluate layout review, process coupons, package fixtures and test flow together.

来源与延伸阅读Sources